(Model Paper)

C-23, EC-405

(CO3)

(CO3)

State Board of Technical Education and Training, A. P

Diploma in Electronics and Communication Engineering (DECE)

IV Semester

Subject Name: DIGITAL LOGIC DESIGN USING VERILOG HDL

Sub Code: EC - 405

Time: 90 minutes Unit Test I Max.Marks:40 Part-A 16Marks Instructions: (1) Answer all questions. (2) First question carries four marks, each question of remaining carries three marks 1. Fill the following blanks with one word a) HDL stands for_____ (CO 1) b) VLSI stands for (CO 1) c) Write any one assignment statements in data flow modelling_____ (CO 2) d) Write any two types of timing controls used in Verilog HDL_____ (CO 3) 2. Compare VHDL and Verilog HDL (CO1) 3. Define expression and operator. (CO 1) 4. List the advantages of data flow modelling over gate level modelling (CO 2) 5. Differentiate between case, caseX branching statements (CO 3) Part-B 3×8=24 Instructions: (1) Answer **all** questions. (2) Each question carries eight marks (3) Answer should be comprehensive and the criterion for valuation is the content but not the length of the answer. 6. (a) Explain the steps involved in the design flow for the VLSI IC design (CO1) (b) Explain different data types like value set, nets, registers, vectors, integer, real and time Register data types (CO1) 7. (a) Explain Rise, fall and turn-off delays in the gate level modelling (CO2) (b)Explain different types of delays used in the data flow level modelling (CO2)

-000-

8. (a) Explain structural procedures - initial and always statements

(b) Explain conditional statements used in Verilog HDL

Model Paper)

C-23, EC-405

Max.Marks:40

State Board of Technical Education and Training, A. P
Diploma in Electronics and Communication Engineering (DECE)

IV Semester

Subject Name: DIGITAL LOGIC DESIGN USING VERILOG HDL

Sub Code: EC - 405
Unit Test II

Part-A 16Marks Instructions: (1) Answer all questions. (2) First question carries four marks, each question of remaining carries three marks 1. Fill the following blanks with one word a) Write any one difference between conditional if statement and case statements (CO3) b) Write any one example for combinational logic circuit (CO4) c) Write any one example for sequential logic circuit (CO4) d) PLA stands for _ (CO5) 2. List the types of UDPs (CO3) 3. Compare RTL level and structural level modelling (CO4) 4. List various design tools which are useful in different stages of design (CO5) 5. List any 3 applications of programmable logic devices. (CO5) Part-B 3×8=24 Instructions: (1) Answer all questions.

(3) Answer should be comprehensive and the criterion for valuation

6. (a) Explain looping statements such as while, for, repeat, and forever.

is the content but not the length of the answer.

(CO 3)

(b)Explain combinational UDPs with example

(2) Each question carries eight marks

(CO 3)

7. (a) Design a divide by 3 counters

Time: 90 minutes

(CO4)

(b) Explain the structure of stimulus module

(CO4)

8. (a) Explain the architecture of CPLD

(CO5)

(b) Explain the architecture of PLAs.

(CO5)

-000-

or

or

MODEL PAPER BOARD DIPLOMA EXAMINATIONS

IV SEMESTER

Sub Code: EC – 405

Subject Name: DIGITAL LOGIC DESIGN USING VERILOG HDL SEMESTER END EXAMINATION

TIME: 3 HOURS MAX MARKS:80

| Part-A | 10×3=30 |
|---|--|
| ns. ies three marks brief and straight to the point and shall no ces. | ot exceed |
| or w modelling over gate level modelling sed in the data flow level modelling aseX branching statement ural level modelling ronous and Synchronous Clock are useful in different stages of design rammable logic devices. | (CO1) (CO1) (CO2) (CO2) (CO3) (CO3) (CO4) (CO4) (CO5) (CO5) |
| Part-B uestions. ies TEN marks comprehensive and the criterion for valua the length of the answer. | 5×10=50 Ition |
| he design flow for the VLSI IC design like value set, nets, registers, vectors, in delays in the gate level modelling ch as while, for, repeat, and forever. with example us module | (CO1) nteger, real and time (CO1) (CO1) (CO3) (CO3) (CO4) (CO4) (CO5) |
| | ies three marks brief and straight to the point and shall notes. OL or w modelling over gate level modelling sed in the data flow level modelling seX branching statement ural level modelling ronous and Synchronous Clock are useful in different stages of design rammable logic devices. Part-B uestions. ies TEN marks comprehensive and the criterion for valua the length of the answer. the design flow for the VLSI IC design like value set, nets, registers, vectors, ir delays in the gate level modelling ch as while, for, repeat, and forever. with example us module |